



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/708,943	04/02/2004	Long-Hui Lin	LKSP0028USA	2942
27765 7590 07/31/2007 NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION P.O. BOX 506 MERRIFIELD, VA 22116			EXAMINER GUTIERREZ, ANTHONY	
			ART UNIT 2857	PAPER NUMBER
			NOTIFICATION DATE 07/31/2007	DELIVERY MODE ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

winstonhsu.uspto@gmail.com
Patent.admin.uspto.Rcv@naipo.com
mis.ap.uspto@naipo.com.tw

TH

Office Action Summary

Application No.

10/708,943

Applicant(s)

HSU ET AL.

Examiner

Anthony Gutierrez

Art Unit

2857

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 14 February 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-9 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-9 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 02 April 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 2/14/07 has been entered.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 1-9 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Applicant's amendment is drawn to several steps performed specifically on a single die. Applicant's original disclosure has not described these steps to be performed on a single die, but rather describes performing these steps on a wafer.

Art Unit: 2857

The Examiner further maintains that any implied relationship between a wafer as described in Applicant's original disclosure to dice would be to a plurality of them as is commonly known to a person skilled in the art.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1, 2, and 6-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nozoe et al. (United States Patent: US 6,777,677 B2), in view of Keown et al. (United States Patent: 5,286,656).

As to claim 1, Nozoe et al. discloses a method of defect root cause analysis (col. 4, lines 12-34) comprising: providing a wafer being processed through a plurality of semiconductor processes, wherein the wafer comprises a plurality of defects (col. 4, lines 35-47); performing a defect inspection to detect sizes and locations of the plurality of defects (col. 4, lines 59-62); performing a chemical state analysis of the wafer (col. 9, line 67-col. 10, line 4); performing a mapping analysis according to a result of the chemical state analysis, wherein the mapping analysis comprises: forming the defects of the wafer into a defect pattern; and comparing the defect pattern with a predetermined pattern on the wafer; and analyzing the root cause of the defects

Art Unit: 2857

according to the comparison between the defect pattern and the predetermined pattern on the wafer for determining the semiconductor process causing the defect(col. 10, lines 5-33, and col. 12, lines 31-51); and modifying the semiconductor process causing the defects to reduce the number of detects in the wafer (col. 19, lines 45-50 and col. 20, lines 46-50).

Nozoe et al. does not specifically teach that analysis is performed for a single die on the wafer, nor that test patterns are compared for a single die.

Keown et al., however, teaches a wafer proceeding to an intermediate testing phase while in wafer form which first uses DC test patterns performed on one test die and second includes DC parametric testing of the dies individually (col. 1, lines 25-55). Implementing this single die analysis at the wafer level stage provides the benefit of reducing overall production costs (col. 2, lines 32-47).

It therefore would have been obvious to one of ordinary skill in the art at the time of invention to implement the wafer inspection method of Nozoe et al. using the single die analysis of Keown et al. in order to sort defective wafers at a lower production cost.

As to claim 2, in addition to the features rejected above with respect to claim 1, Nozoe et al. discloses comprising performing a defect classification after finishing the defect inspection for judging a defect type of the defects and performing a corresponding chemical state analysis according to the defect type of the defects (col. 10, lines 19-33).

As to claim 6, in addition to the features rejected above with respect to claim 1, Nozoe et al. discloses that the chemical state analysis comprises (see col. 9, line 66-col.

Art Unit: 2857

10, line 11) a point scan analysis (SEM), delay analysis (AES), and depth profile analysis (TEM).

As to claim 7, Nozoe et al. discloses a method of defect root cause analysis (col. 4, lines 12-34) comprising following steps: providing a wafer being processed through a plurality of semiconductor processes wherein the wafer comprises a plurality of defects (col. 4, lines 35-47); performing a voltage contrast to identify locations of the defects (col. 4, lines 59-62); cutting the wafer with a focus ion beam (FIB) to expose a cross-section of the wafer (col. 9, line 67-col. 10, line 2); utilizing auger electrons to perform a chemical state analysis of the cross-section of the wafer (col. 10, lines 3 and 4); performing a mapping analysis according to a result of the chemical state analysis and judging a root cause of the defect generation according to a result of the mapping analysis (col. 10, lines 5-33, and col. 12, lines 31-51) comprising: forming the defects into a defect pattern on the wafer (col. 18, lines 40-51 and Figs. 7A and 7B with respect to the review sequence) and comparing the defect pattern with a predetermined pattern on the wafer; judging a root cause of the defect generation according to the comparison between the defect pattern and the predetermined pattern on the wafer analysis for determining the semiconductor process causing the defect (col. 10, lines 51-60, col. 13, lines 45-55, col. 15, lines 34-41 and col. 3, lines 9-15) and modifying the semiconductor process causing the defects to reduce the number of defects in the wafer (col. 19, lines 45-50 and col. 20, lines 46-50).

Nozoe et al. does not specifically teach that analysis is performed for a single die on the wafer, nor that test patterns are compared for a single die.

Keown et al., however, teaches a wafer proceeding to an intermediate testing phase while in wafer form which first uses DC test patterns performed on one test die and second includes DC parametric testing of the dies individually(col. 1, lines 25-55). Implementing this single die analysis at the wafer level stage provides the benefit of reducing overall production costs (col. 2, lines 32-47).

It therefore would have been obvious to one of ordinary skill in the art at the time of invention to implement the wafer inspection method of Nozoe et al. using the single die analysis of Keown et al. in order to sort defective wafers at a lower production cost.

As to claim 8, in addition to the features rejected above with respect to claim 7, Nozoe et al. further discloses that the method utilizes an auger electron spectroscopy (AES) to perform a chemical state analysis of the cross-section of the wafer (col. 10, line 4).

As to claim 9, in addition to the features rejected above with respect to claim 7, Nozoe et al. further discloses the chemical state analysis comprises a point scan analysis (SEM of col. 9, line 66-col. 10, line 5).

6. Claims 3-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nozoe et al. (United States Patent: US 6,777,677 B2), in view of Keown et al. (United States Patent: 5,286,656), further in view of Moore et al. (United States Patent: US 6,777,674 B2).

As to claim 3, in addition to the features rejected above with respect to claim 1, the combination of Nozoe et al. and Keown et al. discloses the use of auger analysis for detecting defects in a semiconductor wafer (col. 10, line 4 of Nozoe et al.).

The combination does not specifically disclose that the auger analysis is performed when the defects are not single phase particles.

Moore et al. however discloses that Auger analysis can be employed to provide phase information on chemical bonding of elements. This implies that the particles are not single-phase particles, since the analysis is needed to determine the phase information. Moore et al. further teaches that this analysis is advantageous for small diameter particles with respect to surface sample analysis (col. 2, lines 46-59).

It therefore would have been obvious to one of ordinary skill in the art at the time of invention to use Auger analysis, as disclosed by Nozoe et al. of the combination, for non-single phase defects, as taught by Moore et al., to advantageously determine chemical bonding information related to small particle defects on the surface of the wafer, in order to more accurately determine the effect that a small particle has on the relationship of the bonding of wafer surface elements, thereby facilitating removal of the particle without damaging the wafer.

As to claim 4, in addition to the features rejected above with respect to claim 3, the combination of Nozoe et al. and Keown et al. specifically discloses that the auger analysis is auger electron spectroscopy (AES) for detecting defects in a semiconductor wafer (col. 10, line 4 of Nozoe et al.).

As to claim 5, in addition to the features rejected above with respect to claim 1, the combination of Nozoe et al. and Keown et al. discloses the use of auger analysis for detecting defects in a semiconductor wafer (col. 10, line 4 of Nozoe et al.).

The combination of Nozoe et al. and Keown et al. does not specifically disclose that an energy dispersive spectrometer (EDS) is utilized when the defects are thick particles.

Moore et al. however discloses an interchangeability between Auger and EDS techniques (col. 3, lines 23-43), and further teaches that EDS is beneficial for application with respect to relatively heavier particles than those for which Auger analysis would be beneficially (col. 2, lines 65-67).

It therefore would have been obvious to one of ordinary skill in the art at the time of invention to employ EDS techniques in place of Auger techniques, for thick particles, in order to facilitate the removal of a heavier particle, without risking background contamination that are common in Auger techniques, as taught by Moore et al. (col. 3, lines 1-16).

Response to Arguments

7. Applicant's arguments with respect to claims 1-9 have been considered but are moot in view of the new ground(s) of rejection.

Furthermore, as is well known in the art, as supported by the reference to Totah et al. (see Background, col. 1, lines 3-8), a common understanding in the art is to separate the wafer into a plurality of dice. The Examiner maintains that any implied relationship to one of ordinary skill in the art between the wafer of Applicant's original

Art Unit: 2857

disclosure and dice would be to a plurality of them as is known in the art as a single wafer is not specified or disclosed.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anthony Gutierrez whose telephone number is (571) 272-2215. The examiner can normally be reached on Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eliseo Ramos-Feliciano can be reached on (571) 272-7925. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

AG
Anthony Gutierrez Art Unit 2857

7/19/07

